### **UTILITY PATENT APPLICATION TRANSMITTAL** (Large Entity)

Docket No. BU9-97-224B

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Total Pages in this Submission

### TO THE ASSISTANT COMMISSIONER FOR PATENTS

	o I d		Box Patent Application Washington, D.C. 20231	
			rewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for	an
	invention e		F AUTOMATED DESIGN AND CHECKING FOR ESD ROBUSTNESS	78742
	and invent		y:	95
	_		singer, Andrew D. Huber, Debra K. Korejwa, William J. Livingstone, Jeannie H. Panner, Erich C. k, Douglas W. Stout, Steven H. Voldman and Paul S. Zuchowski	JC882 09/
	If a CONT	INUA	ATION APPLICATION, check appropriate box and supply the requisite information:	
	☐ Cont		tion Divisional Continuation-in-part (CIP) of prior application No.: 09/015,8	319
The officer would be	Which is a  Cont  Which is a	inua	ation Divisional Continuation-in-part (CIP) of prior application No.:	
The second second	□ Cont		tion Divisional Continuation-in-part (CIP) of prior application No.:	
	Enclosed	are:		
			Application Elements	
	1. 🛛	Filir	ng fee as calculated and transmitted as described below	
; ==:	<sub></sub> 2. ⊠	Spe	ecification having pages and including the following:	
	a.	×	Descriptive Title of the Invention	
	b.	X	Cross References to Related Applications (if applicable)	
	c.		Statement Regarding Federally-sponsored Research/Development (if applicable)	
	d.		Reference to Microfiche Appendix (if applicable)	
	e.	×	Background of the Invention	
	f.	×	Brief Summary of the Invention	
	g.	X	Brief Description of the Drawings (if drawings filed)	
	h.	X	Detailed Description	
	i.	X	Claim(s) as Classified Below	
	j.	X	Abstract of the Disclosure	

# The state of the s

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. **BU9-97-224B** 

Total Pages in this Submission

		Application Elements (Continued)						
3.	×	Dra	awing(s) (when nec	essary as prescribed by	35 USC 1	13)		
	a.	×	Formal	Number of Sheets		8	_	
	b.		Informal	Number of Sheets			-	
4.	X	Oat	th or Declaration					
	a.		Newly executed (	original or copy)	] Unexed	cuted		
	b.	×	Copy from a prior	application (37 CFR 1.6	3(d)) (for c	ontinuation/divisi	ional application only)	
	c.	X	With Power of Atto	orney 🔲 Without	Power of A	ttorney		
	d.		<u>DELETION OF IN</u> Signed statement see 37 C.F.R. 1.63	IVENTOR(S) attached deleting inven 3(d)(2) and 1.33(b).	tor(s) nam	ed in the prior a	application,	
5.		The Box	e entire disclosure o	as being part of the	om which	a copy of the oa	ath or declaration is supplied und panying application and is herel	ler by
6.		Con	nputer Program in N	Microfiche (Appendix)				
7.		Nuc	cleotide and/or Amir	no Acid Sequence Subm	ission <i>(if a</i>	applicable, all m	ust be included)	
		_	Paper Copy				•	
	b.		Computer Readab	ole Copy <i>(identical to col</i>	nputer cop	<i>yy)</i>		
	C.		Statement Verifyin	ng Identical Paper and C	omputer R	teadable Copy		
				<b>Accompanying</b>	Applicatio	n Parts		
8.		Assi	ignment Papers (cc	over sheet & document(s	<i>))</i>			
9.		37 C	CFR 3.73(B) Statem	nent <i>(when there is an a</i>	ssignee)			
10.		Eng	lish Translation Dod	cument (if applicable)				:
11.	×	Infor	rmation Disclosure	Statement/PTO-1449	☐ Cor	pies of IDS Citat	tions	
12.	×	Preli	liminary Amendmen	t				
13.	⊠ .	Ackr	nowledgment postca	ard				
14.		Certi	tificate of Mailing					
	: :		First Class	Express Mail (Specify L	abel No.):	HAND DELIV	'ERED	

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. **BU9-97-224B** 

Total Pages in this Submission

	A	ccompanying A	Application P	arts (Continued)		
15. 🔲 Certified C	opy of Priority	Document(s) (if	foreign priorit	√ is claimed)		
16. 🗆 Additional	Enclosures (p.	lease identify bel	low):			
		Fee Calcul	lation and Tr	ansmittal		
,		CLAIMS	AS FILED		· · · · · · · · · · · · · · · · · · ·	
For	#Filed	#Allowed	#Extra	Rate		Fee
Total Claims	20	- 20 =	0	× \$18.00		\$0.00
Indep. Claims	5	- 3 =	2	× \$80.00		\$160.00
Multiple Dependent C	aims (check	if applicable)		V		\$0.00
					BASIC FEE	\$710.00
OTHER FEE (specify	purpose)	70		700 TO THE TOTAL THE TOTAL TO T		\$0.00
				TOTAL	FILING FEE	\$870.00
☐ A check in the amo				fee is enclosed.		
The Commissioner as described below					09-0456	
	e amount of	\$870.00				
· · · · · · · · · · · · · · · · · · ·	overpayment. v additional fili		under 37 C E	.R. 1.16 and 1.17.		
				g of the Notice of Al	lowance	
	37 C.F.R. 1.3			1/9/1/1/1	P3 1.1	
				July a	Signature	
Dated: October 4, 2000	n			vin A. Reif	Signature	
Dated. October 4, 2000	,		Ke	g. No. 36,381		
				:GuireWoods LLP 50 Tysons Boulevard	Suite 1900	
00			Me	Lean, VA 22102	, Suite 1000	
cc:			(70	3)712-5000		

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re patent application of

Philip S. Honsinger et al.

Filed: Concurrently herewith

Divisional Application of:

Serial No. 09/015,819

Group Art Unit: 2814

Filed: January 29, 1998

Examiner: H. Pham

For:

METHOD OF AUTOMATED DESIGN

AND CHECKING FOR ESD ROBUSTNESS

Assistant Commissioner for Patents Washington, D.C. 20231

### **PRELIMINARY AMENDMENT**

Sir:

Prior to examination on the merits, please amendment above identified patent application as follows:

### **IN THE SPECIFICATION:**

On page 1, line 3, beneath the title, insert the following:

--This application is a divisional of U.S. application Serial No. 09/015,819 filed on January 29, 1998, now abandoned.

### **IN THE CLAIMS**:

Please cancel claims 1-6 without prejudice or disclaimer

### Please add the following claims:

1	21.	A computer readable medium comprising instructions for a
2	compu	nter implemented chip design method, said method comprising
3	the ste	ps of:
4		a) retrieving a wire width constraint from technology data
5	for an	I/O cell;
6		b) retrieving a maximum resistance constraint from said
7	techno	ology data for said I/O cell;
8		c) propagating said wiring width constraint and said
9	maxin	num resistance constraint to net design data for said chip;
10		d) generating said chip, connections between said I/O cell
11	and an	associated pad being constrained by said propagated
12	constr	aints; and
13		e) checking said wired integrated circuit.
1	22.	The computer readable medium comprising instructions as
2	recited	d claim 21, wherein a plurality of I/O cells are wired and further
3	compi	rising before the checking step (e), repeating steps (a) - (d) for
4	each o	of said plurality of I/O cells.
1	23.	The computer readable medium comprising instructions as
2	recited	d in claim 22, further comprising before the checking step (e), the
3	step o	f:
4		d1) wiring any unused chip pads to a cell including a
5	conne	ction to power rail or to a power return rail.
1	24.	The computer readable medium comprising instructions as
2	recited	d in claim 22, further comprising before the checking step (e), the
3	step o	f:
4		d1) wiring any unused chip pads to a cell including an ESD

1

2

3

4

protect device.

26.

ķ

1	25.	The co	omputer readable	medium co	omprising	instructions	as
2	recited	l in clai	m 22, wherein th	e generatin	g step (d)	comprises th	e ster
3	of:						
4		i)	placing each of	said I/O ce	ells based o	n said propa	igated
5	wire w	vidth an	nd maximum resis	stance cons	traints; and	1	
6		ii)	routing a conne	ection betwe	een each sa	aid placed I/0	O cell
7	and its	s said as	ssociated pad, eac	ch said rout	ed connec	tion meeting	said
8	propag	gated w	rire width and ma	ximum resi	istance con	straints.	

recited in claim 25, wherein the checking step (e) comprises checking connections made in said generating step (d) against propagated wire width and maximum resistance constraints.--

The computer readable medium comprising instructions as

### **REMARKS**

Claims 1-6 have been canceled. Claims 7-26 are presented for examination on the merits. Claims 21-26 are *Beauregard*-type claims (*In re Beauregard*, 35 USPQ2d 1383, CAFC, 1995) and have been newly added to further define the scope of Applicant's invention. In particular, these claims substantially parrot claims 7-12 except that the preamble has been modified to recite that the claimed method can be tangibly stored in machine readable form for execution by a computer. Examination on the merits is respectfully requested.

THE REPORT OF THE REPORT NAME AND THE REPORT OF THE REPORT

Please charge any deficiencies in fees and credit any overpayment of fees to Assignee's Deposit Account No. 09-0456.

Respectfully submitted,

Kevin A. Reif Reg. No. 36,381

McGuireWoods LLP 1750 Tysons Boulevard Suite 1800 McLean, Virginia 22102 703-712-5000

### LAW OFFICES McGuireWoods LLP

1750 Tysons Boulevard, Suite 1800 McLean, Virginia 22102

# APPLICATION FOR UNITED STATES LETTERS PATENT

Applicants: Philip S. Honsinger, Andrew D. Huber,
Debra K. Korejwa, William J. Livingstone,
Jeannie H. Panner, Erich C. Schanzenbach,
Douglas W. Stout, Steven H. Voldman and

Paul S. Zuchowski

For: METHOD OF AUTOMATED DESIGN AND CHECKING FOR ESD ROBUSTNESS

Docket No.: BU9-97-224B

# METHOD OF AUTOMATED DESIGN AND CHECKING FOR ESD ROBUSTNESS

### **DESCRIPTION**

### **RELATED APPLICATION**

5	The present invention is related to U.S. Patent Application
	No.08/ (Attorney Docket No. BU9-97-176) entitled "Method of
	Automated ESD Protection Level Verification" to Bass et al., filed coincident
	herewith and assigned to the assignee of the present application.
	BACKGROUND OF THE INVENTION
10	Field of the Invention
	The present invention generally relates to integrated circuit design,
	checking and verification and more particularly to methods of integrated
	circuit placement, wiring, checking and verification for electrostatic discharge
	robustness.
15	Background Description

Electrostatic discharge (ESD) protect devices, connected to integrated circuit (IC) chip's input/output (I/O) pads to protect circuits on the chip from ESD damage are well known in the art. ESD damage may result from ESD

between any two chip pads. Typically, prior art ESD devices were designed and located based on well understood requirements of the particular circuit or, cell, and the physical characteristics of the chip technology and the ESD protect device. Thus, for a single power supply chip, the ESD device may have been, merely, a pair of reverse biased diodes, each connected between the supply or its return line (ground) and an IC chip signal pad.

The characteristics of (i.e., the level of protection afforded by) these prior art ESD protect devices were determined by the pad to ESD device wiring and the circuit attached to the pad. The design objective is to insure that the ESD device turns on before the circuit or wiring to the circuit fails. Thus, wiring between the pad and the ESD device must be wide enough to transfer the charge to the device without failing during the transfer.

However, even with a wire that is wide enough, if its resistance is too high, due to its length, the combination of the resistance and wiring/ESD device capacitance filters the charge provided to the ESD device, reducing its effectiveness. Under some circumstances, the wiring resistance in the I/O net wiring may act as a voltage divider. If the pad to device resistance is high enough, the voltage dropped across the divider resistance may prevent the device from ever turning on.

As long as what is typically referred to as the chip image (the template for an IC defining pad locations and chip size) is well defined, the above problems can be adequately addressed fairly simply by design. Thus, in Figure 1 which shows an example of a prior art standard chip image 50, the chip has well defined circumferentially located I/O cells 52 and ESD protect devices (not shown) predefined power busses connected to an external connection pad 54. Circumferentially located signal pads 56 are connected through the ESD protect devices to I/O cells 52.

25

20

5

10

Typical electrical characteristics considered in designing an ESD network are: type of wiring metal (aluminum or copper, etc.), as well as wire and via (inter metal-metal layer connections) dimensions, i.e., widths, lengths, thicknesses and contact sizes. Thus, for a standard image 50 by design, each individual I/O cell may have a fixed, well defined internal resistance associated with it, thereby assuring the ratio of fixed wire resistance to internal cell resistance.

Advances in IC technology have increased circuit density, increasing the number of circuits on a single chip. The increase in the number of circuits has led to a corresponding increase in the number of pads for off chip connections, i.e., for chip inputs/outputs (I/Os) and for supplying power and ground to the chip according to what is well known in the art as Rent's Rule. Consequently, to take full advantage of this increased IC chip gate count and complexity and to provide more locations for chip pad connections, standard chip images such as chip image 50 in Figure 1 cannot be used.

Further, ESD protection is more complex on a multiple supply chip. Besides providing a supply path and a ground or return discharge path, paths must be provided from each pad 54 to each additional power supply line and each additional return line. Each signal pad 56 must be connected through an ESD protect device to each supply and each return. An ESD device for such a typical multi-supply IC chip may be nothing more than a string of diodes. Other chip characteristics, such as a power sequencing requirement, may further complicate the device.

So, for example, on a 2-supply chip, even a circuit in an I/O cell 52 connected to a single supply still requires a an ESD protection path through a device connected between its connecting pad and the unused (by that I/O circuit) supply. While this requirement may be met without difficulty for a

25

5

10

15

standard image chip 50 by including protect devices periodically spaced around the chip's perimeter; it makes wiring an already complex chip even more difficult for a non-standard image chip.

Further complicating this, is that with the increased I/O count requirement on state of the art non-standard image IC chips, I/O cell placement is not restricted to the chip's periphery, the normal location for ESD devices. Instead, with a non-standard area array footprint, wires connecting I/O circuits to the chip pads are routed individually, either automatically by a design system or, interactively by a designer. Further, power busses are not as well defined and do not provide the extra protection from the added capacitance found on prior art standard images 50.

Thus, there is a need for integrated circuit chips with pad array — interconnections having robust ESD protection and for a system and method for designing IC chips with robust ESD protection and verifying the IC chip design.

### SUMMARY OF THE INVENTION

It is therefore a purpose of the present invention to improve integrated circuit chip ESD protection.

It is another purpose of the present invention to allow free form I/O cell placement on integrated circuit chip without impairing chip ESD protection.

It is yet another purpose of the present invention to verify ESD protection on integrated chips.

The present invention is a integrated circuit (IC) chip with ESD robustness and the system and method of designing and verifying the IC chip.

25

5

10

15

Minimum wire width and maximum resistance constraints are applied to each of the chip's I/O ports. These constraints are propagated to the design. Array pads are wired to I/O cells located on the chip. Unused or floating pads may be tied to a supply or ground line, either directly or through an ESD protect device. A multi-supply protect device (ESDxx) coupled between pairs of supplies and ground or return lines is inserted. Thus, wiring is such that wires and vias to ESD protect devices are wider than signal wires. All chip pads have adequate ESD protection. The I/O power bus has robust ESD protection. The design may then be verified.

### BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:

Figure 1 shows a prior art standard image footprint;

Figure 2 shows an example of a chip designed according to the preferred embodiment method of the present invention;

Figure 3 is a flow chart of the preferred embodiment method of ASIC design and checking;

Figure 4 is a flow chart of the preferred embodiment method of ASIC design for I/O circuit instance to pad connection for ESD robustness;

Figure 5, which is a flow chart of a second preferred embodiment method that insures ESD robustness for unused external pads and for I/O power distribution;

Figure 6 is an example of an instruction for connecting an unused external pad to ground;

BU9-97-224

25

15

20

10

Figure 7 is an example of an instruction for connecting an appropriate supply voltage type to an I/O circuit having ESD devices;

Figure 8 is a flow chart of a preferred embodiment method for insuring ESD robustness on multiple power supply chips; and

Figure 9 shows I/O circuit instances on a multi-supply IC that are grouped together physically in a configuration with an ESDxx circuit instance embedded in the group.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS OF THE INVENTION

10

15

5

Referring now to Figure 2, which shows a pad array chip 60 designed according to the preferred embodiment method to provide robust I/O and power connections. I/O circuits instances 62, 64 may be located throughout the chip 60 and are connected to pads 66, 68. Pads 68 are located over core circuit areas 70. Nets 72 between I/O cell instances 64 and pads 68 and nets 74 between I/O cell instances 62 and pads 66 having been formed according to the preferred embodiment design method have robust ESD protection.

20

According to the preferred embodiment method, each I/O instance 62, 64 includes an ESD protect device and connection between the ESD device therein and the cell's active circuitry. Thus, the preferred embodiment method is intended for IC chips 60 where power distribution is a mesh of wires on several conductive (metal) levels. The mesh is modifiable to allow the addition of large circuit blocks, sometimes referred to as megacells or large memory bocks. Each power supply is represented as a single network, e.g., there is a single VDD net with all circuits requiring VDD connected to the VDD net. External pad locations are predefined and have predefined

functions, i.e., predefined as power supply or signal for inclusion in predesigned packaging.

Three sources of technology library information are included with each preferred embodiment application specific IC (ASIC) design. These three sources include a technology file, an IC image information file, and individual circuit files for each circuit in the technology library.

The technology file contains information that is constant for all IC images and all circuit elements. The technology file contains predefined allowable wire widths and RC information for these widths. Also, the technology file includes a lookup table for obtaining information concerning minimum wire width and maximum resistance constraints.

The image files contain information about a default power grid, — location and function of the external pads, allowable I/O circuit instance placement rules, instructions for dealing with any external pads left unused, instructions for modifying the base power grid around large circuit elements, and placement requirements for an ESDxx circuit.

Power bus information is included as pattern specifications, used by a power bus router to insert power bussing into the IC design as required. Included in this power bus pattern specification is a series of instructions that allow the power bus router to enhance power distribution in the vicinity of I/O circuits. This ensures that I/O circuit power route wires are wider than a minimum width and have line resistance below a maximum resistance sufficient to provide a minimum level of ESD protection, i.e., that the ESD network is robust enough to handle ESD events within a specified range.

The unused pad specification lists a wire width to be used when routing connections between unused external pads and the nearest power

25

5

10

15

buses. This ensures that each unused external pad is connected to the power distribution net with a connection robust enough to handle an ESD event.

If necessary, a pointer for each connection point, commonly referred to as a "pin", may be included in each circuit's circuit file. These pointers would reference information in the technology file regarding maximum resistance and minimum wire width constraints for any net connected to the pin associated with the pointer.

Although the preferred embodiment of the present invention was developed to function on the IBM® ChipBench design tool, the present invention maybe adapted for any suitable design tool.

Figure 3 represents the preferred embodiment IC physical design method to ensure ESD robustness. In the preferred method, the chip is — designed using circuit and image abstracts without device-level checking. All ESD ground rules are checked in I/O circuits prior to chip design, prior to being used on the chip.

Thus, in step 80, the chip net list and the technology data needed for physical design and checking are read into the tool. Also, the chip physical design database is initialized, which includes supplying a base chip image and power grid to the tool. The chip's logic pins may be only partially assigned to external pads.

In step 82, the chip floorplan is determined using both interactive manual tools and automatic tools. At this stage, chip logic pins are assigned to chip pads, objects are placed in the image, global routes are created, and the design is analyzed. After this step 82, the completed floorplan has megacells and I/Os placed; all external pads assigned; approximate placement set for the logic; the power grid; and, the placed design has been analyzed to determine

25

5

10

15

whether it is wireable, meets timing requirements and satisfies technology constraints.

Next, in step 84, logic placement details are finalized. This may include minor logic placement perturbation or full timing-driven re-placement, including clock tree (clock distribution) optimization to minimize skew and latency and meet previously defined objectives, as well as optimizing scan nets.

Next, in step 86, the power routing is finalized by customizing the base power grid for the chip. This step may also include truncating the power grid at power rings of megacells and, enhancing the base power grid in areas where required, e.g. near I/O circuit instances. In step 88, signals are routed. Wide wires, wires wider than a minimum width, may be routed in advance-of the rest of the design nets or, concurrently (on the fly) as minimum width nets are routed.

15

10

5

Finally, in step 90, the design is checked at the abstract level. All design rules (logical, physical/electrical, test design rules) are checked against technology requirements. The design should be correct by construction at the device level.

20

I/O cells and the IC in general may be checked, at the device level, as described in related to U.S. Patent Application No. 98/\_\_\_\_\_\_ (Attorney Docket No. BU9-97-176) entitled "Method of Automated ESD Protection Level Verification" to Bass et al., filed coincident herewith and assigned to the assignee of the present application and incorporated herein by reference. After checking, the resulting ASIC may be manufactured using well known techniques.

techniques

Figure 4 is a flow chart of the preferred embodiment method of ASIC design for I/O signal ESD robustness. First, in step 100, technology data that

includes minimum wire width constraints on I/O cell pin to external signal pad connections is provided.

The tool reads these minimum wire width constraints from the technology data. This first constraint, wire width, is technology dependent and is the minimum value required both to ensure acceptable ESD protection and to meet any wire electromigration requirements. This first constraint, which may vary layer by layer, is specified as a wire width for each routing layer and as a minimum via number and minimum via area for each interlevel via layer.

10

5

Next, in step 102, maximum resistance constraints are read from the technology data. The technology data also includes maximum pin resistance allowed between the I/O cell pin and an external signal pad. These resistance constraints ensure acceptable circuit ESD protection.

15

The constraints are applied individually to each net as follows: 1) All pins on a net are inspected to determine worst-case constraints for the net; and, 2) The determined worst-case constraints are applied to the whole net. So, for example for determining the minimum wire width constraint for any particular net, the worst-case constraint for the net is the maximum of the set of minimum wire width constraints found on all the pins of the net. For the maximum resistance constraint, the worst-case constraint is the smallest maximum resistance constraints on all of the pins of the net.

20

So, in step 104, at the beginning of physical design, the design system propagates I/O cell pin constraints in the technology data to the ASIC's net constraints, where they are applied by the design tool. Thus, every net that includes a connection between an I/O cell instance pin and an external signal pad has a minimum wire width constraint and a maximum resistance

constraint. Optionally, these net constraints may be manually overridden with more stringent constraints by the designer.

The next step 106 is chip physical design, as described hereinabove with respect to Figure 3 taking into account net constraints in floorplanning, placement, and signal routing tools. The floorplanner uses the constraints during chip pad assignment to I/O circuit instance pins.

Net constraints are included in the cost functions that drive the decisions made by the placement tools. If after placement, no route exists for a net, the tools estimate the net resistance using the net's minimum wire width constraint and a Steiner route. The net wire width constraints are followed by the signal routing tools.

In step 108, the maximum resistance I/O pin constraints in the — technology data are applied to each design net connected to an external pad by the checking tool. Each net's total resistance is compared to the maximum resistance net constraint. This check may be done prior to routing a net using an estimated route for the net. Similarly, the I/O pin minimum wire width constraints in the technology data are applied to each net connected to an external pad by the checking tool. A smallest wire width is determined for each net and compared to the minimum wire width constraint.

Any I/O nets failing the checks may be fixed by changing the pad assignment of the I/O pin, by changing the location of the I/O cell, by widening the failing wire to increase allowable wire length, or by rerouting the net.

At physical design completion, the checking program verifies that all nets satisfy the technology constraints. Preferably, the checking program is run earlier to minimize fixes and overall design time. Thus, having identified

10

5

15

20

any failures or a constraint violation, the design may be altered to correct the violation.

Figure 5, which is a flow chart of a second preferred embodiment method, that insures ESD robustness for unused external pads and for I/O power distribution and may be combined with the first preferred embodiment. Unused external pads are not identifiable, nor is the location of I/O circuits containing ESD protect devices known until the IC is being personalized. However, the unused pads must be connected to ground and the I/O circuit ESD protect devices must be connected to an appropriate voltage type.

10

5

In the second preferred embodiment method, technology dependent instructions are provided in step 110 to a power route program, each instruction describing one pattern of power metal to be generated. Figure 6 is an example of an instruction for connecting an unused external pad to ground. Figure 7 is an example of an instruction for connecting an appropriate supply voltage type to an I/O circuit with ESD devices, or an ESDxx cell.

15

Each instruction includes a section characterizing the connection being made and a section with the metal parameter necessary for creating a robust connection. As each instruction is read a pattern is created. Patterns are order dependent. Subsequent patterns may rely on shapes created by earlier patterns.

20

Thus, for a given instruction, the power route program, in step 112, by identifies objects to be connected. One instruction can select many objects. Each selected object satisfies a number of criteria set forth in the instruction. The selected objects must be of a specified type. Object types include power service terminals (pins), power routes, and unused external pads.

25

Further, selected objects must belong to a circuit in a specified library circuit group or belong to the IC. Library circuit groups are established as

part of the technology. A circuit can belong to one or more library groups. The selected object must occur within a specified region relative to the circuit which owns the object and upon any one layer of a specified set of layers.

Each object is associated with one of two ends or the middle of the connection. Ultimately, the end of a connection is associated with a single object. Any number of objects may be associated with the middle of a connection. The selected objects forming the connection must be located within a rectangle. The middle objects occur within the rectangle and the two end objects occur at the ends of the rectangle.

10

15

5

The objects selected by reading one instruction are not necessarily associated with a single connection. Objects are divided into connections based upon the selected middle objects. The middle objects must be approximately aligned along a specified axis and must occur within a specified proximity of each other. Any middle objects satisfying these constraints are associated with one connection. The creation of multiple connections may be necessary in order for all middle objects to be included in a connection. End objects must be within a specified proximity of a middle object and must be aligned with the middle objects along the given axis. The closest such end object is associated with the connection of middle objects. If no end object satisfies the above constraint, a connection is created without an end object.

20

At the end of the identification phase for an instruction, a set of connections has been identified. Each connection includes at least one middle object. The end objects may not always be present. However, normally there is an end object, a sequence of middle objects and a second end object. Further, the set of objects forming the connection are approximately aligned

25

along a specified axis.

In step 114, each connection is routed as a continuous metal shape connecting shapes of objects. Routing avoids obstacles according to constraints specified in the instruction creating the power routing connection. Each power route metal shape is constrained to occur within a guide box derived from a parameter in the instruction and the location of objects in the connection.

In step 116 the technology data is inspected for remaining instructions. If any instructions remain to be processed, then return to step 110. Otherwise proceed to step 118. As a result unused external pads are connected to an ESD network, e.g., ground and every I/O circuit instance power pin has a robust connection to an appropriate power supply.

Finally, to avoid having errors inadvertently introduced in the ASIC design, in step 118 a checking program verifies the design. The checking program independently reads the technology power routing instructions and the chip design. The power routes are traced for the connections to be made. Routes are compared to the technology instructions (e.g., width by metal layer). If design errors indicate that a connection fails to meet minimum technology criteria, an error report is generated and the design must be corrected.

20

5

10

15

So, in the example of Figure 6, an instruction (PowerPattern) results in metal connecting an unused external pad (MiddleType) of the chip (MiddleOwner) to a ground power (End1Type, ConnectNet) of the chip (End1Owner). Only unused pads on layer M5 (MiddleLayer) anywhere within the chip are considered. Only ground power located on layer M5 (End1Layer) of the chip are considered. The ground power must be within 2000 microns (End1Proximity) of the unused pad. The metal that is created is associated with the ground net (ConnectNet). The ground net is located on layer M4

(ConnectLayer) and has a width of 16.3 microns (ConnectWidth). Its route is allowed to vary 58.1 microns (ConnectSwath) about a vertical line (ConnectAxis) in order to avoid obstacles. Vias are added between the metal on M4 and the pad on M5 and the power on M5 as needed.

5

10

In the example of Figure 7, an instruction (PowerPattern) is one of several that result in metal connecting possibly several VDD power pins (MiddleType, ConnectNet) of the cells in the library cell group ESD (MiddleOwner) to a VDD power (End1Type, End2Type, ConnectNet) of the chip (End1Owner, End2Owner). Only power pins on layer M2 (MiddleLayer) within the a specified region (MiddleStart, MiddleEnd) of a cell above are considered. Only VDD pins located on layer M5 (End1Layer, End2Layer) of the chip are considered. There may be several VDD power pins in the same connection provided they are positioned along a vertical axis (MiddleAxis) and are within 180 microns (MiddleProximity) of another. A VDD power must be at either end of the pins and within 2000 microns (End1Proximity, End2Proximity) of a pin. The metal that is created is associated with the VDD net (ConnectNet). It is located on layer M4 (ConnectLayer) and has a width of 16.3 Microns (ConnectWidth). Its route Must be perfectly straight (ConnectSwath) along a vertical line (ConnectAxis). Another instruction is used to create metal on M3 and vias are used as needed to finalize the connection.

20

15

An alternative embodiment to ensure ESD protection for unused signal pads is to connect such a pad to an instance of a special library cell containing an active ESD device or a direct connection to a power supply within the cell. In this embodiment, the netlist would contain the circuit instance, which would be placed with the other I/O circuit instance placement. The net would be routed by the signal router and the robustness of the connection would be

checked with the other signal routes. This alternative embodiment would follow the method of Figure 4.

Figure 8 is a flow chart of a third preferred embodiment method for ensuring ESD robustness on multiple power supply chips. In the preferred embodiment, a robust ESD mesh exists everywhere on the IC for VDD1. The VDD2 supply is routed only to I/O circuit instances requiring that supply. On multiple power supply ICs (e.g., an IC with VDD1 and VDD2 power supplies) a multi-supply protect device, referred to herein as an ESDxx device must be included. Instances of the ESDxx device must be in a sufficient ratio and proximity to I/O circuit instances utilizing VDD2 to ensure ESD robustness. By ensuring the proximity to the ESDxx device to I/O circuit instances, a low resistance power bus network is guaranteed. The I/O circuit instances themselves may also have placement constraints for various reasons.

First, in step 120, I/O and ESDxx cells are identified and read from technology library data along with the placement constraints for each cell type. So, for example as represented in Figure 9, there may be a requirement that I/Os requiring VDD2, e.g. 130, be grouped together physically in certain configurations that guarantee robust power routing. Still another requirement might be to provide an ESDxx cell, e.g. 132, for each such physical group 134, with the ESDxx circuit 132 instance embedded in or, abutted to the group 134. The example in Figure 9 shows a 2×4 group 134 of I/O circuit instances 130 wherein the ESDxx cell 132 is embedded.

Alternatively, I/O cells may not be required to be grouped together, but may be allowed to be placed freely. All I/O circuit instances would be connected to multiple supplies through the ESDxx devices. In this case, some number of ESDxx cells may be required for I/O cells within a particular

25

5

10

15

region, based on the power supply network's physical and electrical configurations.

So, next, in step 122, the chip floorplan is determined and all I/O circuit instances are placed according to technology placement constraints. Then, in step 124, the I/O circuit instance placements are analyzed to determine the number of ESDxx circuit instances that are required. The required number are added to the netlist and placed according to the technology constraints. Finally in step 126, I/O and ESDxx cell placement are checked by an independent checking program which checks each cell placement against the technology constraints to determine whether the design meets these minimum requirements.

It is understood that an IC may include two or more power supplies and, further may include one or more ground or return lines with appropriate modification. Such a chip would also include appropriately designed ESDxx cells placed in appropriate locations.

While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

5

10

### **CLAIMS**

### We claim:

1	1.	An integrated circuit chip comprising:
2		an array of pads, said pads including signal I/O, power and power
3	return	n pads;
4		a plurality of I/O cells each being connected to one of said I/O pads by
5	I/O si	gnal wiring in one or more wiring layers; and
6		a plurality of ESD protection devices, each of said plurality of ESD
7	protec	ction devices being connected to one of said array of pads by a metal
8	line,	said metal line meeting an ESD width constraint and having a resistance
9	below	an ESD resistance constraint.
1	2.	The integrated circuit chip of Claim 1, wherein the plurality of ESD
2	protec	ction devices comprises:
3		an ESD protect device in each of said plurality of I/O cells connected
4	betwe	en an I/O circuit in said I/O cell and one of said I/O signal pads.
1	3.	The integrated circuit of claim 2 wherein each said ESD protect device
2	is furt	ther connected to power rails and power return rails connected to said
3	circui	t.
		·
1	4.	The integrated circuit chip of claim 3, wherein the plurality of ESD
2	protec	tion devices comprises:
3		an ESDxx cell connected between power rails and power return rails
4	for at	least two different power supplies.

	T	5.	The in	tegrated circuit chip of claim 4 further comprising:	
	2		a plura	ality of ESDxx cells, each of said plurality of ESDxx cells being	
	3	associa	ated wit	h a group of I/O cells.	
	1	6.	The in	tegrated circuit chip of claim 5 further comprising:	
	2		a plura	ality of said I/O signal lines being designated as unused, said	
	3	unused	l I/O sią	gnal lines being connected to one of said power or power return	
	4	rails.			
	1	7.	A chip	design method comprising the steps of:	
	2		a)	retrieving a wire width constraint from technology data for-an	
	3	I/O ce	11;		
	4		b)	retrieving a maximum resistance constraint from said	
	5	techno	logy da	ta for said I/O cell;	
	6		c)	propagating said wiring width constraint and said maximum	
	7	resista	nce con	straint to net design data for said chip;	
	8		d)	generating said chip, connections between said I/O cell and an	
	9	associa	ated pad	being constrained by said propagated constraints; and,	
1	0		e)	checking said wired integrated circuit.	
	1	8.	The m	ethod of claim 7, wherein a plurality of I/O cells are wired and	
:	2	further	compr	ising before the checking step (e), repeating steps (a) - (d) for	
	3	each of said plurality of I/O cells.			

1	9.	The method of claim 8, further comprising before the checking step					
2	(e), the step of:						
3		d1) wiring any unused chip pads to a cell including a connection	ı to				
4	power	rail or to a power return rail.					
1	10.	The method of claim 8, further comprising before the checking step	)				
2	(e), the	e step of:					
3		d1) wiring any unused chip pads to a cell including an ESD production	tect				
4	device	•					
1	11.	The method of claim 8, wherein the generating step (d) comprises t	he				
2	step of		-				
3		i) placing each of said I/O cells based on said propagated wire	:				
4	width a	and maximum resistance constraints; and					
5		ii) routing a connection between each said placed I/O cell and i	ts				
6	said as	sociated pad, each said routed connection meeting said propagated w	vire				
7	width a	and maximum resistance constraints.					
1	12.	The method of claim 11, wherein the checking step (e) comprises					
2	checki	ng connections made in said generating step (d) against propagated v	vire				
3	width a	and maximum resistance constraints.					

- 1 13. A chip design method comprising the steps of:
- a) retrieving a power route pattern instruction;
- 3 b) identifying power and power return connections;

4		c) routing each said power and each said power return connection,
5	each s	aid routed connection meeting wire width and maximum resistance
6	constr	aints in said retrieved power route pattern instruction; and
7		d) checking said wired integrated circuit.
1	1.4	The method of claim 12, wherein the routing step (a) includes
1	14.	The method of claim 13, wherein the routing step (c) includes
2		ying any unused chip pads and wiring said unused pad to a power rail
3	or to a	power return rail.
1	15.	The method of claim 13, wherein the routing step (c) includes
2	identif	ying any unused chip pads and wiring said unused pad to a cell
3		ing an ESD protect device.
1	16.	The method of claim 13, wherein the routing step (c) includes the steps
2	of:	
3		i) providing an ESDxx cell; and
4		ii) connecting said ESDxx cell between power rails and power
5	return	rails for at least two different power supplies.
1	17.	A chip design method comprising the steps of:
2		a) retrieving I/O and ESDxx cell identifications and placement
3	constr	aints;
4		b) providing a plurality of ESDxx cells for placement;
5		c) placing each of said plurality of ESDxx cells with a group of
6	I/O ce	lls;
7		d) connecting each said placed ESDxx cell between power rails
8	and po	ower return rails for at least two different power supplies; and,

9		e) checking said wired integrated circuit.	
1	18.	A system for integrated circuit chip design comprising:	
2		means for retrieving net constraints from technology data;	
3		means for placing a plurality of I/O cells; and	
4		means for connecting each of said placed I/O cells to I/O cells to	an
5	I/O pa	d according to said retrieved net constraints.	
1	19.	The system of claim 18, wherein said retrieved constrains include	;
2	power	bussing constraints, said system further comprising:	
3		means for routing power and power return connections according	to
4	said po	ower bussing constraints.	-
1	20.	The system of claim 18, further comprising:	
2		means for grouping I/O cells; and	
3		means for placing an ESDxx cell with each group of I/O cells.	


# METHOD OF AUTOMATED DESIGN AND CHECKING FOR ESD ROBUSTNESS

### ABSTRACT OF THE INVENTION

5

10

A integrated circuit (IC) chip with ESD robustness and the system and method of wiring the IC chip. Minimum wire width and maximum resistance constraints are applied to each of the chip's I/O ports. These constraints are propagated to the design. Array pads are wired to I/O cells located on the chip. Unused or floating pads may be tied to a power supply or ground line, either directly or through an electrostatic discharge (ESD) protect device. A multi-supply protect device (ESDxx) coupled between pairs of supplies and ground or to return lines is also included. Thus, wiring is such that wires and vias to ESD protect devices are wide enough to provide adequate ESD protection. Robust ESD protection is afforded all chip pads. The design may then be verified.



The second of th




FIG.2




FIG.3




FIG.4




FIG.5




FIG.5

```
PowerPattern.GND_M4_UNUSED = {
                      = UNUSEDPIN
      MiddleType
      MiddleÓwner
                      = CHIP
                      = M5
      MiddleLayer
                      = POWER
      End1Type
      End10wner
                      = CHIP
                      = M5
      EndiLayer
                      = 2000 MICRON
      EndiProximity
      ConnectNet
                      = GND
      ConnectLayer
ConnectWidt
                      = M4
                      = 16.3 MICRON
                      = 58.1 MICRON
      ConnectSwath
                      = AXISVER
      ConnectAxis
```

FIG.6

```
PowerPattern.VDD_M4_ESD = {
     MiddleType
                     = PIN
                     = ESD
     MiddleOwner
     MiddleLayer
                     = M2
     MiddleStart
                     = (70.0 MICRON, 0.0 MICRON, LOWER_LEFT)
                     = ( 0.0 MICRON, 0.0 MICRON, UPPER_RIGHT)
     MiddleEnd
                     = AXISVER
     MiddleAxis
     Middleproximity
                     = 180 MICRON
                     = POWER
     End1Type
     End10wner
                     = CHIP
     End1Layer
                     = M5
     End1Proximity
                     = 2000 MICRON
                     = POWER
     End2Type
     End20wner
                     = CHIP
     End2Layer
                     = M5
                     = 2000 MICRON
     End2proximity
     ConnectNet
                     = VDD
     ConnectLayer
                     = M4
     ConnectAxis
                     = AXISVER
     ConnectWidth
                     = 16.3 MICRON
     ConnectSwath
                     = 0 MICRON
```

FIG.7




FIG.8




FIG.9

(JOINT INVENTOR) Atty, Docket No.; BUS-97-224

### **Declaration and Power of Attorney for Patent Application**

As a below named inventor, I hereby declare that:

My residence, post office address and chizonship are as stated below real to my name; I believe I am the original, mist and sole investor (a
and the stand below it as a contribution first and initial inventor (if bit is named are letted below) of the subject thank your in the contribution is continued.
only the finite is issued to be a finite inventor entitled. METHOD OF AUTOMATED DESIGN AND CHECKING FOR ESD ROBUSTNESS
the specification of which (check one)

and for which a pa the specification	lers is sought on the Inve of which (check one)	ntion entitled: ME7HOD OF	AUTOMATED DESIGN AI	ID CHECKING FOR ESD ROBUSTNESS
x	îs allachez horeto.			
	was filed on	25 Ap	plication Secol No	and was amended on
	t I have redected and u eferred to above.	nderstand the contents of t	he above-identified specific	ation, including the claims, as amended by
Federal Regulation	ns, §1.56.			cetion in accontance with Title 37, Code of
issted below and	ign priority benefits under have also intentified bet ich priority is claimed:	r Title 35, United States Co ow any foreign application	de, §119 of any foreign app for patent or inventor's certi	ication(s) for palent or inventor's certificate ficate having a filing data before that of the
Prior \$	oreign Application(s):			
Numb NONE		Country	Day/Month/Year	Priority Claimed
matter of each of paragraph of Title as defined in Title	f the claims of this app	lication is not disclosed in §112, I actorowledge the du gulations, §1.56 which occ	ine paor United States app iv to disclose information m	n(s) listed below and, insofur as the subject lication in the manner provided by the first aterial to the patentability of this application a of the prior application and the national or
Prior L	I.S. Applications:			
Serial NONE		Fliing Date		Status
believed to be in	at and further that these or imprisonment, or hol	a ciolemenis were main i	rith the knowledge that white Tide 18 of the United States	ements made on information and belief are I false statements and the like so made are Code and that such willful false statements
and Trademark ( (Reg. No. 25,276 Edward A. Peni Shkuko, (Reg. N 22,424), Maisha application and Whilham, Curtis	Mice connected therew ), Christopher A. Hugh uington, (Reg. No. 32,5 a. 36,678), Robert A. Wa I M. Gurlis, (Reg. No. 3 ranaset all business in a. Wantonin, Reston In	Alt: Floyd E. Anderson, (Rea. (Reg. No. 26,514), Rici 83), Juseph C. Redmond, lish, (Reg. No. 26,515), William 13,138), and Michael E. William 1500 Patent and Trademan	eg. No. 33,825), Mark F. Cl vard M. Kotulak, (Reg. No. 2 Jr., (Reg. No. 18,573), Will ward J. Walter, Jr., (Reg. N Wilham, (Reg. No. 32,535); e Collice connected therewill Sunrisa Valley Dr., Suite 90	aion and transact all business in the Patent radurjan, (Reg. No. 30,739), John E., Hoel 7,712), James M. Leas (Reg. No. 34,372) am D. Sabo, (Reg. No. 27,469), Eugene I. In. 24,832), C. Lamont Whitham, (Reg. No. is attorneys and/or agents to prosecute this J. All correspondence should be directed to 0, Reston, Varginia 20191. Telephone calls
•	or: Philip S. Honsinger			0
Signa	mo: Philos.	Honniga		Jun 29, 1998
Resid	ence; 38 Saddle Rock D	Drive, Paughkeepsie, NY 13	2603	•
Citizen	estrip: United States of	America		
Post C Addre				

(JOINT INVENTOR)
Ally, Docket No.: BIX8-87-224

{2}	Inventor: Andrew D. Huber Signature: Andrew D. Huber	1/29/98
	Residence: 9 Rock Garden Way, Poughkeepsie WY 12603-5507	Dote.
	Chizenship: United States of America	
	Post Office Address: Same as Above	
(3)	Signature: Abra K. Korcyco.  Residence: 590 Dorest Street, Charlotte, VV 05445	1/29/98
	Citizenship: United States of America	
	Post Office Address: Same As Above	
(4)	Signature U/ulliam January Fore	1/39/98 Data
	Residence: 638 Irlain Settlement Rd., Underhill, VY 05489	
	Citizenship: United States of America	
	Post Office Address: Serie As Above	-
(5)	Residence: 55 Maple Leaf Farm Rd., Underhill, VT 05489-5361	1,09/48 Dama
	Citizenship: United States of America	
	Post Office Address: Same A.s Above	
(6)	Inventor: Erich C. Schanzenbach	
	Signature:	Daha
	Residence: 147A Highwiew Road RR1, Dover Plains, NY 12522	
	Chizenship: United States of America	
	Post Office Address: Same As Above	
Ø	Inventor: Douglas W. Stout	
	Signature:	Date
	Reddenca: 39 Sheldon Road, Milton, VT 05468	
	Crizenship: United States of America	
	Post Office Address: Same As Abova	

003.7

(JOINT INVENTOR) ABY, DOCKEN No.: 8US-67-224

띠	Inventor: Andrew D. Hilber Storature: July D. Hill	1/29/98
	Residence: 9 Rock Garden Way, Poughteepile NY 12603-5507	Debi
	Citizenship: United States of America	
	Post Office Address: Same as Aboun	
(3)	Standard Lebra K. Koregia	1/29/98
	Residence: 590 Derest Street, Charlette, VV05445	( Dale
	Citizanchip: United States of America	
	Poet Office Address: Same As Above	
(4)	tracerior: William J. Livingson	1/29/98
	Residence: 636 Mith Settlement Rd., Underbill VT 05489	Chie
	Chiacostáp: United States of America	
	Post Office Address: Same Ag Abeve	
(S)	inventor: Johnnic H. Panner Signature: Jeannic H. Panner	Direc
	Residence: SS Maple Leaf Fam Rd., Underhil, VT 05489-9361	
	Citizenship: United States of America	
	Post Office Address: Same Als Above	
(6)	Signature Freih C. Settangentrach C. Schangerland	1/29/98
	Residence: 147A. High-few Road RR1, Dover Plains, NY 12522	Cate
	Olizanskip: United States of America	
	Post Cifics Address: Same As Above	
<b>(7)</b>	Inventor Dougles W. State .	v <sub>1</sub> 71.36
	Residence: 39 Stellars Road, Milan, VT 05456	Dots
	Citizenship: United States of America	
	Post Office Address: Same As Above	

(JOINT INVENTOR) Atty. Docket No.: 8U9-97-224

Inventor: Steven H. Voldman (8)

Signature:

Residence: 75 Old Farm Road, South Builington, VT 05409

Citizenship: United States of America

Post Office

Address: Same As Above

(9)

Inversor Paul S. Zuchowski

Residence: RR#1, Box 1475, Cambridge, VT 05444-9510

Ckizenship: United States of America

Post Office Address: Same As Above